

CLAIMS

What is claimed is:

1. An apparatus, comprising:

an array of tag address storage locations; and

a command sequencer and serializer unit coupled to the array of tag address storage locations, the command sequencer and serializer unit to control a data cache associated with a memory module, the command sequencer and serializer unit to cause a current line of data to be read out of a memory module memory device and to load a next line of data from the memory module memory device to the data cache.

2. The apparatus of claim 1, the command sequencer and serializer unit to control the data cache associated with the memory module by delivering commands over a plurality of command and address lines.

3. The apparatus of claim 2, the command sequencer and serializer to deliver a read and preload command to the data cache associated with the memory module, the read and preload command to cause the current line of data to be read out of the memory module memory device and to load the next line of data from the memory module memory device to the data cache.

4. The apparatus of claim 3, the read and preload command including memory module destination information, way information, address strobe state information, and cache hit information.

5. The apparatus of claim 4, the read and preload command further including column address information and memory device bank information.

6. The apparatus of claim 5, the read and preload command information delivered over four transfer periods.

7. The apparatus of claim 6, the cache hit information and way information transferred during the fourth transfer period.

8. An apparatus, comprising:
at least one memory device; and
a data cache coupled to the memory device, the data cache controlled by a plurality of commands delivered by a memory controller component over a memory bus, the memory controller component including an array of tag address storage locations, the plurality of commands including a read and preload command.

9. The apparatus of claim 8, further comprising a command decoder and deserializer unit to receive command and address information from the memory controller

component, the command decoder and deserializer unit providing control for the data cache.

10. The apparatus of claim 9, the read and preload command to cause a current line of data to be read out of the memory device and to load a next line of data from the memory device to the data cache.

11. The apparatus of claim 10, the read and preload command including memory module destination information, way information, address strobe state information, and cache hit information.

12. The apparatus of claim 11, the read and preload command further including column address information and memory device bank information.

13. The apparatus of claim 12, the read and preload command information received over four transfer periods.

14. The apparatus of claim 13, the cache hit information and way information transferred during the fourth transfer period.

15. A system, comprising:

a processor;

a memory controller coupled to the processor, the memory controller including

an array of tag address storage locations, and
a command sequencer and serializer unit coupled to the array of tag
address storage locations; and
a memory module coupled to the memory controller, the memory module
including
at least one memory device, and
a data cache coupled to the memory device, the data cache controlled by a
plurality of commands delivered by the memory controller, one of
the plurality of commands including a read and preload command.

16. The system of claim 15, the memory module further including a command
decoder and deserializer unit to receive command and address information from the
memory controller, the command decoder and deserializer unit providing control for the
data cache.

17. The system of claim 16, the read and preload command to cause a current line
of data to be read out of the memory device and to load a next line of data from the
memory device to the data cache.

18. The system of claim 17, the read and preload command including memory
module destination information, way information, address strobe state information, and
cache hit information.

19. The system of claim 18, the read and preload command further including column address information and memory device bank information.

20. The system of claim 19, the read and preload command information delivered over four transfer periods.

21. The system of claim 20, the cache hit information and way information delivered during the fourth transfer period.

22. The system of claim 15, a point-to-point interconnect to couple the memory controller to the memory module.

23. A method, comprising:

receiving a read and preload command at a memory module;

reading a current line of data from at least one memory device;

reading a next line of data from the memory device; and

loading the next line of data into a data cache located on the memory module.

24. The method of claim 23, wherein receiving a read and preload command includes receiving memory module destination information, way information, address strobe state information, and cache hit information.

25. The method of claim 24, wherein receiving a read and preload command further includes receiving column address information and memory device bank information.

26. The method of claim 25, wherein receiving the read and preload command includes receiving the read and preload command information over four transfer periods.

27. The method of claim 26, wherein receiving the read and preload command further includes receiving the cache hit information and way information during the fourth transfer period.